

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

PPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/707,396	12/10/2003	Ching-Nan Hsiao	NTCP0020USA	1395
27765	7590 08/24/2004		EXAMINER	
NAIPO (NORTH AMERICA INTERNATIONAL PATENT OFFICE) P.O. BOX 506			GEBREMARIAM, SAMUEL A	
	MERRIFIELD, VA 22116		ART UNIT	PAPER NUMBER
			2811	
			DATE MAILED: 08/24/2004	

Please find below and/or attached an Office communication concerning this application or proceeding.

	Application No.	Applicant(s)				
	10/707,396	HSIAO ET AL.				
Office Action Summary	Examiner	Art Unit				
	Samuel A Gebremariam	2811				
The MAILING DATE of this communication app Period for Reply	ears on the cover sheet with the o	correspondence address				
A SHORTENED STATUTORY PERIOD FOR REPLY THE MAILING DATE OF THIS COMMUNICATION.  - Extensions of time may be available under the provisions of 37 CFR 1.13 after SIX (6) MONTHS from the mailing date of this communication.  - If the period for reply specified above is less than thirty (30) days, a reply If NO period for reply is specified above, the maximum statutory period we Failure to reply within the set or extended period for reply will, by statute, Any reply received by the Office later than three months after the mailing earned patent term adjustment. See 37 CFR 1.704(b).	36(a). In no event, however, may a reply be ting within the statutory minimum of thirty (30) day will apply and will expire SIX (6) MONTHS from cause the application to become ABANDONE	nely filed  s will be considered timely. the mailing date of this communication. D (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed on	<u>_</u> .					
2a) ☐ This action is <b>FINAL</b> . 2b) ☑ This	☐ This action is <b>FINAL</b> . 2b)⊠ This action is non-final.					
3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.						
Disposition of Claims						
<ul> <li>4)  Claim(s) 1-11 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdray</li> <li>5)  Claim(s) is/are allowed.</li> <li>6)  Claim(s) 1-11 is/are rejected.</li> <li>7)  Claim(s) is/are objected to.</li> <li>8)  Claim(s) are subject to restriction and/or</li> </ul>	vn from consideration.					
Application Papers						
9) The specification is objected to by the Examine	r.					
10) The drawing(s) filed on is/are: a) acce	10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.					
Applicant may not request that any objection to the						
Replacement drawing sheet(s) including the correction 11) The oath or declaration is objected to by the Ex						
Priority under 35 U.S.C. § 119						
<ul> <li>12) Acknowledgment is made of a claim for foreign a) All b) Some * c) None of:</li> <li>1. Certified copies of the priority documents</li> <li>2. Certified copies of the priority documents</li> <li>3. Copies of the certified copies of the prior application from the International Bureau</li> <li>* See the attached detailed Office action for a list</li> </ul>	s have been received. s have been received in Application of the second state of the second state of the second se	ion No ed in this National Stage				
Attachment(s)  1) Notice of References Cited (PTO-892)	4) Interview Summary	(PTO_413)				
2) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review (PTO-948) 3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08) Paper No(s)/Mail Date	Paper No(s)/Mail D	· ·				

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 103

- 1. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Mandelman et al. US patent No. 6,605,838 in view of Wu US patent No. 6,552,382.

Regarding claim 1, Mandelman teaches (fig. 2) a vertical dynamic random access memory (DRAM) comprising: a substrate (50) comprising at least a deep trench (56) having an upper trench portion (region where element 80 is formed) and a lower trench portion (region where element 70 is formed); a trench capacitor (70) located in the lower trench portion; a source-isolation oxide layer (88, referred here trench top oxide) located on the trench capacitor (70); and a vertical transistor (80) located on the source-isolation oxide layer (88), the vertical transistor comprising: an annular source (86) set in the substrate next to the source-isolation oxide layer (88), the annular source being electrically connected to the trench capacitor (fig. 2); a gate conductive layer (84) filling the upper trench portion; a cylindrical gate dielectric layer (82) located on a surface of a sidewall of the upper trench portion and circularly encompassing the gate conductive layer; and an annular drain (52) circularly encompassing the deep trench near a surface of the substrate (50).

Art Unit: 2811

Mandelman does not explicitly teach that the gate conductive layer is electrically connected to a first contact plug and the annular drain being electrically connected to a second contact plug.

It is conventional and also taught by Wu forming contact structure (325c) on a gate conductive layer (321c) and also making contact structure (331b) on a drain region (328a and b) in order to make contact to other portion of an integrated circuit device.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the gate and drain contact taught by Wu in the structure of Mandelman in order to make contact to other portion of the integrated circuit.

Regarding claim 2, Mandelman teaches substantially the entire claimed structure of claim 1 above including a storage node filling (68) the lower trench portion and electrically connected to the annular source (86); a capacitor dielectric layer (66) encompassing the storage node; and a buried plate (64) located in the substrate in a side of the capacitor dielectric layer.

Regarding claim 3, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including the buried plate (64) surrounds a sidewall of the lower trench portion, and the capacitor dielectric layer (66) is located on a surface of the sidewall of the lower trench portion so as to isolate the storage node and the buried plate.

Regarding 4, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including the trench capacitor further comprises a buried

Art Unit: 2811

strap (86) for electrically connecting the annular source and the storage node (col. 5, lines 10-20).

Regarding claim 5, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including the buried strap (86, col. 5, lines 10-20) is an annular conductive strap located on the surface of the sidewall of the lower trench portion above the capacitor dielectric layer (66).

Regarding claim 6, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including a conductive layer (332a, fig. 4E, Wu) located on the gate conductive layer for electrically connecting the gate conductive layer and the first contact plug.

Regarding claim 7, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including the annular source is an ion diffusion area (col. 5, lines 10-20).

Regarding claim 8, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including the annular drain is a heavily doped area.

The limitation that annular drain overlaps ion implantation area is not given patentable weight, because it is product by process claim. "[E]ven though product-by process claims are limited by and defined by the process, determination of patentability is based on the product itself. The patentability of a product does not depend on its method of production. If the product in the product-by-process claim is the same as or obvious from a product of the prior art, the claim is unpatentable even though the prior

Art Unit: 2811

product was made by a different process." *In re Thorpe*, 777 F.2d 695, 698, 227 USPQ 964, 966 (Fed. Cir. 1985).

Regarding claim 9, Mandelman teaches substantially the entire claimed structure of claim 1 above including a passivation layer (326 and 330, Wu) covering the surface of the substrate and the transistor.

Regarding claim 10, Mandelman teaches (fig. 2) substantially the entire claimed structure of claim 1 above including the first and the second contact plug are electrically connected to a word line and a bit line respectively (col. 9, lines 1-5, Mandelman).

3. Claim 11 is rejected under 35 U.S.C. 103(a) as being unpatentable over Mandelman, Wu in view of Mandelman et al. US patent No. 6,163,045.

Mandelman teaches substantially the entire claimed structure of claim 1 above except explicitly stating that the vertical DRAM further comprises a shallow trench isolation (STI) surrounding the annular source.

The use of STI is conventional in the art and also taught by Mandelman in the structure of forming an STI (280, fig. 2) in order to isolate a DRAM cell from other devices.

It would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the STI structure taught by Mandelman in the combined structure of Mandelman and Wu in order to isolate the DRAM cell from other devices.

Art Unit: 2811

## Conclusion

Page 6

4. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. References D-F are cited as being related to trench capacitor.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Samuel A Gebremariam whose telephone number is (571) 272-1653. The examiner can normally be reached on 8:00am-4:30pm.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Eddie Lee can be reached on (571) 272-1732. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

SAG August 22, 2004

EDDIE LEE

SUPERVISORY PART FYAMINER

TECHNOLOGY CERT